
2010-2012 Microchip Technology Inc.
DS41413C-page 213
PIC12(L)F1822/PIC16(L)F1823
24.3.6
OPERATION IN SLEEP MODE
In Sleep mode, the TMR2 register will not increment
and the state of the module will not change. If the CCP1
pin is driving a value, it will continue to drive that value.
When the device wakes up, TMR2 will continue from its
previous state.
24.3.7
CHANGES IN SYSTEM CLOCK
FREQUENCY
The PWM frequency is derived from the system clock
frequency. Any changes in the system clock frequency
will result in changes to the PWM frequency. See
for additional details.
24.3.8
EFFECTS OF RESET
Any Reset will force all ports to Input mode and the
CCP registers to their Reset states.
24.3.9
ALTERNATE PIN LOCATIONS
This module incorporates I/O pins that can be moved to
other locations with the use of the alternate pin function
register, APFCON. To determine which pins can be
moved and what their default locations are upon a
more information.
TABLE 24-8:
SUMMARY OF REGISTERS ASSOCIATED WITH STANDARD PWM
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Register
on Page
APFCON
RXDTSEL
SDOSEL
SSSEL
—
T1GSEL
TXCKSEL
P1BSEL
CCP1SEL
CCP1CON
P1M<1:0>
DC1B<1:0>
CCP1M<3:0>
CCPR1L
Capture/Compare/PWM Register x Low Byte (LSB)
INTCON
GIE
PEIE
TMR0IE
INTE
IOCIE
TMR0IF
INTF
IOCIF
PIE1
TMR1GIE
ADIE
RCIE
TXIE
SSP1IE
CCP1IE
TMR2IE
TMR1IE
PIR1
TMR1GIF
ADIF
RCIF
TXIF
SSP1IF
CCP1IF
TMR2IF
TMR1IF
PR2
Timer2 Period Register
T2CON
—
T2OUTPS<3:0>
TMR2ON
T2CKPS<:0>1
TMR2
Timer2 Module Register
TRISA
—
TRISA5
TRISA4
TRISA3
TRISA2
TRISA1
TRISA0
TRISC(1)
—
TRISC5
TRISC4
TRISC3
TRISC2
TRISC1
TRISC0
Legend:
— = Unimplemented location, read as ‘0’. Shaded cells are not used by the PWM.
*
Page provides register information.
Note
1:
PIC16(L)F1823 only.